Should All Pakistani Students Studying in Universities Complete A Year of Community Service

-
Image
                  Our universities are like our mothers. They take our grooming factor to heights. They build up our communication skills. They tell us how to present things in front of others. They make up our body languages and most of all they take our confidence to infinity by removing all hesitations. Our universities especially public sectors provide us international level degree at very low and affordable cost which help us avail great opportunities. They polish our skills and make us able to do something creative and extraordinary. Universities nourish and groom us for years and surely, they have right over any one year of our life as well. We get services and nourishment from our universities and government.                We are quite lucky we because we got such things in our lives but there are millions of children on roads in Pakistan. Those students aren't lucky enough to get care from our society or government. They don't get proper nourishment. They don'
1 comment

Verilog HDL using Data Flow

-

Verilog codes using Data Flow



Create 4x1 Mux using Data Flow

Module

module Four_by_One(
    output out,
    input i0,
    input i1,
    input i2,
    input i3,
    input s0,
    input s1
    );
    
 assign out = (s1)?(s0?i3:i2):(s0?i1:i0);
endmodule

Test Bench

module Test_Four_by_One;

reg I0,I1,I2,I3;
reg S1,S0;
wire OUT;
Four_by_One mymux(OUT,I0,I1,I2,I3,S1,S0);
initial
begin
I0=1;I1=0;I2=0;I3=1;
#10 
S1=0;S0=0;
#10 
S1=0;S0=1;
#10 
S1=1;S0=0;
#10 
S1=1;S0=1;
end
endmodule

Create 16x1 using Data Flow using 4x1

Module

module Sixteen_by_One(
    output out,
    input i0,
    input i1,
    input i2,
    input i3,
    input i4,
    input i5,
    input i6,
    input i7,
    input i8,
    input i9,
    input i10,
    input i11,
    input i12,
    input i13,
    input i14,
    input i15,
    input s0,
    input s1
    );
    wire out1,out2,out3,ou4;
    assign out1=(s1)?(s0?i3:i2):(s0?i1:i0);
    assign out2=(s1)?(s0?i7:i6):(s0?i5:i4);
    assign out3=(s1)?(s0?i11:i10):(s0?i9:i8);
    assign out4=(s1)?(s0?i5:i14):(s0?i13:i12);
    
    assign out=(s1)?(s0?out4:out3):(s0?out2:out1);
endmodule

Test Bench

module Test_Sixteen_by_One;

reg I0,I1,I2,I3,I4,I5,I6,I7,I8,I9,I10,I11,I12,I13,I14,I15;
reg S1,S0;
wire OUT;

Sixteen_by_One mymux(OUT,I0,I1,I2,I3,I4,I5,I6,I7,I8,I9,I10,I11,I12,I13,I14,I15,S1,S0);
initial
begin
I0=1;I1=0;I2=1;I3=0;
I4=0;I5=1;I6=0;I7=1;
I8=1;I9=0;I10=0;I11=1;
I12=0;I13=1;I14=1;I15=0;
#10
S1=0;S0=0;
#10
S1=0;S0=1;
#10
S1=1;S0=0;
#10
S1=1;S0=1;
end
endmodule

Flip Flop using Data Flow

Module

module FlipFlop(
    output q,
    output qbar,
    input clear,
    input clk,
    input d
    );

wire cbar, sbar, s, r, rbar, clk1;
//NOT OF INPUTS
assign cbar= ~clear;
assign clk1= ~clk;
// GATES 
assign sbar=~(rbar & s);
assign s= ~(sbar & cbar & clk1);
assign r=~(s & clk1 & rbar);
assign rbar=~(r & cbar & d);
//OUTPUTS
assign q=~(s & qbar);
assign qbar=~(q & cbar & r);  
endmodule

Test Bench

module Test_FlipFlop();
wire q,qbar;
reg clear,clk,d;

FlipFlop myflip(q,qbar,clear,clk,d);
initial
begin
clk=1;
clear=1;d=0;
#20
clear=0;d=1;
#20
clear=1;d=1;
#20
clear=0;d=0;
end
always
#20 clk=~clk;
endmodule

Comments

Post a Comment

Popular posts from this blog

How to use Dot Matrix without Arduino ?

-
Image
Yes, It's true. You can make circuit using Dot Matrix Single color without Arduino. Excited ? Look here it is.  Let's make this. Components: Dot Matrix 8*8 (Single Color. I'm using Yellow)  - 1 Piece  8 bit DIP switches - 2 Pieces 5 Volt Battery. IC's ULN2003A  - 2 Pieces Transistors 2N3904 Transistor - 8 Pieces  2SA684 Transistor - 8 Pieces  Resistors 1K Ohm - 10 Pieces 10 Ohm - 10 Pieces 33 Ohm - 10 Pieces 470 Ohm - 10 Pieces 4.7K Ohm 10 Pieces TIPS BEFORE GETTING START. Many people have queries related to Dot Matrix and other things let me clear that. Single Color Dot Matrix do not have any common anode or cathode. There is just rows and columns, as we are using 8*8 matrix we'll have 8 pins for Columns and 8 pins for Rows and you can connect them in any order. Beside this we are using 2 Type of Transistors. 2N3904  This is NPN Transisitor and here is it's Pin Configuration. 2SA684 This is PNP Transis
Read more

Types Of Paragrapgh

-
Image
Process Paragraph. How to be in Shape After completing my college life when I entered in professional education, it revealed to me how it was really important to be in shape. We are familiar with a proverb Health is Wealth. We learn we educate ourselves in order to enjoy an adventurous life and to meet our needs. But is it possible to achieve anything without being physically fit? No, It's not possible.One needs to be fit to attain every goal and work hard. My environment and profession demand to be physically as well as mentally fit. So,I decided to start dieting and went to a nutritionist in order to reduce my weight by quitting eating. But she changed my mindset by saying one cannot maintain by quitting eating rather it leads to sickness and weakness. She advised me to make a healthy diet plan and find a way to enjoy exercise. She told me that fit people find a way to actually enjoy their workout. I followed her words and got in a shape within two months. I follo
Read more

Verilog HDL Codes (Vivado)

-
Image
Gates Module  module gatesfinal(     output out1,     output out2,     output out3,     output out4,     input in1,     input in2     );      and a1(out1, in1, in2);      or o1(out2, in1, in2);      xor x1(out3, in1, in2);      not n1(out4, in1); endmodule Test Bench module gatesfinal_test; reg in1, in2;     wire out1, out2, out3, out4;     gatesfinal g(out1, out2, out3, out4, in1, in2);     initial      begin     in1 = 1'b0;     in2 = 1'b0;     #10     in1 = 1'b1;     in2 = 1'b0;     #10     in1 = 1'b0;     in2 = 1'b1;     #10     in1 = 1'b1;     in2 = 1'b1;     end endmodule Mux 4 by 1 Module module Four_To_One_Mux(     output out,     input i0,     input i1,     input i2,     input i3,     input s1,     input s0     );     wire s1n,s0n;     wire y0,y1,y2,y3;     not(s1n,s1);     not(s0n,s0);     and a0(y0,i0,s1n,s0n);     and a1(y1,i1
Read more